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(57)	 ABSTRACT
An integrated system mitigates the effects of a single event
upset (SEU) on a reprogrammable field programmable gate
array (RFPGA). The system includes (i) a RFPGA having an
internal configuration memory, and (ii) a memory for storing
a configuration associated with the RFPGA. Logic circuitry
programmed into the RFPGA and coupled to the memory
reloads a portion of the configuration from the memory into
the RFPGA's internal configuration memory at predeter-
mined times. Additional SEU mitigation can be provided by
logic circuitry on the RFPGA that monitors and maintains
synchronized operation of the RFPGA's digital clock man-
agers.
18 Claims, 1 Drawing Sheet
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1
REPROGRAMMABLE FIELD
PROGRAMMABLE GATE ARRAY WITH
INTEGRATED SYSTEM FOR MITIGATING
EFFECTS OF SINGLE EVENT UPSETS
ORIGIN OF THE INVENTION
This invention was made by employees of the United States
Government and may be manufactured and used by or for the
Government of the United States of America for governmen-
tal purposes without the payment of any royalties thereon or
therefor.
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to reprogrammable "field program-
mable gate arrays" (FPGAs). More specifically, the invention
is a system that is integrated on a reprogrammable FPGA that
can mitigate the effects of single event upsets such as those
induced in a reprogrammable FPGA operating in a radiation
environment.
2. Description of the Related Art
A "field programmable gate array" or FPGA is a semicon-
ductor device containing programmable logic components
and programmable interconnects. The programmable logic
components can be programmed to duplicate the functional-
ity of basic logic gates or more complex combinatorial func-
tions such as decoders or simple math functions. In most
FPGAs, these programmable logic components or logic
blocks also include memory elements which can be simple
flip-flops or more complete blocks of memory.
A reconfigurable or "reprogrammable" FPGA is an FPGA
that can be changed to form different logic functions on
demand. The logic circuits in a reprogrammable FPGA gen-
erally employ bi-stable data storage elements within which
the logic configuration data is stored. A data storage
element's "state" (i.e., either a logical "one" or logical
"zero") determines whether or not the "device" (e.g., logic,
configuration interface gate, etc.) connected to the data stor-
age element's output is either on or off. In that way, blocks of
logic elements are connected/disconnected to thereby config-
ure the logic circuit. Selectively changing the data stored in
some of the data storage elements allows one to reconfigure
the logic circuits. Such reconfigurable logic circuits offer a
significant advantage over one-time programmable "firm"
logic circuits in that the hardware can be changed even after
the digital system has been deployed for many years.
The versatility offered by reprogrammable FPGAs make
them ideally suited for a variety of applications to include
aerospace. However, aerospace applications often involve
environments where radiation is present. Radiation can
induce an error in a reprogrammable FPGA known as a
"single event upset" (SEU). SEUs can be defined as radiation-
induced errors in microelectronic circuits caused when
charged particles lose energy by ionizing the medium through
which they pass leaving behind a wake of electron-hole pairs.
SEUs are transient soft errors, and are non-destructive.
Unfortunately, reprogrammable FPGAs are very susceptible
to SEUs.
Currently, systems using reprogrammable FPGAs that will
be exposed to radiation are designed using radiation tolerant
components for the mitigation of SEUs. These radiation tol-
erant components are in addition to the reprogrammable
FPGAs configured for a user application. However, requiring
additional radiation tolerant components for SEU mitigation
increases the complexity of the overall system design,
2
increases the number of components, requires a greater
amount of board space, is more expensive, requires more
power for system implementation, and reduces overall sys-
tem reliability.
5
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to
provide a system that can mitigate the effects that a single
10 event upset has on a reprogrammable FPGA.
Another object of the present invention is to provide a
system that can mitigate the effects that a radiation-induced
single event upset has on a reprogrammable FPGA without
the need for additional radiation tolerant components.
15 Other objects and advantages of the present invention will
become more obvious hereinafter in the specification and
drawings.
In accordance with the present invention, a system is pro-
vided that can mitigate the effects of a single event upset
20 (SEU) on a reprogrammable field programmable gate array
(RFPGA). The requisite hardware includes (i) a RFPGA hav-
ing an internal configuration memory, and (ii) a memory for
storing a configuration associated with the RFPGA. With
respect to SEU mitigation, logic circuitry programmed into
25 the RFPGA and coupled to the memory reloads a portion of
the configuration from the memory into the RFPGA's inter-
nal configuration memory at predetermined times. Option-
ally, additional SEU mitigation logic circuitry can be pro-
grammed into the RFPGA. The additional logic circuitry is
30 coupled to at least one multiple of three of the RFPGA's
digital clock managers and maintains synchronized operation
thereof.
BRIEF DESCRIPTION OF THE DRAWINGS
35
The sole FIGURE is a block diagram of a system for
mitigating the effects of a single event upset on a reprogram-
mable FPGA in accordance with an embodiment of the
present invention.
40
DETAILED DESCRIPTION OF THE INVENTION
Referring now to the sole FIGURE, a system for mitigating
the effects of a "single event upset" (SEU) on a "reprogram-
45 mable FPGA" (hereinafter referred to as a "RFPGA") is
shown and is referenced generally by numeral 10. System 10
is typically part of some larger set of components (not shown)
that is designed to perform an application function. The par-
ticular application is not part of the present invention or a
50 limitation thereof. Furthermore, the particular cause/source
of the SEU is not a limitation of the present invention. Typi-
cally, in an aerospace application, the SEU is radiation-in-
duced as charged particles from radiation belts or cosmic rays
lose energy as they pass through a medium.
55 In general and from a hardware perspective, system 10
includes a memory 20 (e.g., an "electrically erasable pro-
grammable read only memory" or EEPROM) and an RFPGA
30. Memory 20 stores a user-specified configuration in terms
of a configuration sequence (i.e., the stream of digital "1's"
6o and "0's" that provide for implementation of the RFPGA
configuration). In the present invention, the RFPGA configu-
ration is partially reloaded from memory 20 into an internal
configuration memory 32 of RFPGA 30 in a periodic fashion.
The RFPGA configuration stored in memory 20 is used to
65 define the various logic circuits of RFPGA 30 that will per-
form (i) the SEU mitigation functions of the present inven-
tion, and (ii) the particular application functions of RFPGA
US 7,647,543 B2
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30. That is, the logic circuitry of RFPGA 30 is configured	 co-pending patent application Ser. No. 11/531,703, the con-
(using the RFPGA configuration) to facilitate SEU mitigation 	 tents of which are hereby incorporated by reference. Briefly,
without requiring additional radiation tolerant components 	 logic circuitry 60 is configured as a self-detecting error mod-
coupled to RFPGA 30. The description herein will focus only	 ule that monitors a selected key value for differences from the
on the logic circuitry of RFPGA 30 that performs the SEU 5 value stored during partial reloading, where such differences
mitigation functions of the present invention. Accordingly,	 are indicative of a configuration logic reload failure.
for clarity of illustration, most of the logic circuitry associated 	 The optional second function provided by logic circuitry
with the application functions of RFPGA 30 has been omitted	 50 will now be described in greater detail. Logic circuitry 50
from the figure. One exception to this is the illustration of
	
is coupled to three DCMs 34 that are available on RFPGA 30
three "digital clock managers" (DCMs) 34 of RFPGA 30 io and that are used in the RFPGA's application function. Mul-
used for application functions of RFPGA 30. The significance	 tiples of box 50 are utilized when there are multiples of three
of DCMs 34 in the present invention will be explained further 	 DCMs 34 in the application function. Logic circuitry 50
below.	 monitors and maintains synchronized operation of DCMs 34
In terms of the present invention's integrated SEU mitiga- 	 as a means to mitigate the effects of SEUs on the clock
tion function, logic circuits on RFPGA 30 are configured to 15 management function of RFPGA 30. As part of this function,
perform one or two unique functions, the second of which is 	 each of three DCMs 34 receives the same clock signal from,
optional. These two functions can be described briefly as 	 for example, an external clock device 100 supplying the same
follows. Since SEUs affecting the configuration memory of 	 clock signal to three separate input pins 36 of RFPGA 30. In
RFPGA 30 can be corrected by a partial reloading of the	 response to the clock signal, each DCM 34 generates a clock
RFPGA configuration, the first function is a periodic partial 20 output that is coupled to logic circuitry 50. More specifically,
reloading of the RFPGA configuration stored in memory 20.	 the clock output from each DCM 34 is coupled to a corre-
This first function is carried out by logic circuitry illustrated 	 sponding "triple module redundant" (TMR) counter 52. That
in block diagram form within dashed-line box 40. For appli-	 is, each TMR counter 52 incorporates three separate copies of
cation functions that utilize DCMs 34, the partial reloading of 	 counter logic with each counter logic copy being driven by the
the RFPGA configuration might not provide for an effective 25 same clock signal. TMR counters 52 are started synchro-
recovery from an SEU affecting DCMs 34. Accordingly, an 	 nously and will, in normal operation, count in lock step.
optional second function of the present invention is to detect 	 However, when one of DCMs 34 fails (e.g., due to a SEU), the
a SEU of the RFPGA's DCMs. In particular, the present 	 TMR counter 52 associated with the failed DCM 34 will have
invention utilizes the clock outputs of three DCMs 34 in the 	 a different count than the other two counters. The counts
application function of RFPGA 30 in implementing this sec- 30 generated by TMR counters 52 are applied to a comparator
ond function. The logic circuitry for performing this second 	 54.
function is illustrated in block diagram form within dashed- 	 In accordance with the present invention, comparator 54
line box 50. Multiples of box 50 may also be utilized when 	 also operates in a triple module redundant fashion. That is,
there are like multiples of three DCMs 34 in the application 	 comparator 54 will have three independently-operating com-
function.	 35 parator/voter sections 54A, 54B and 54C to perform the vari-
The first function provided by logic circuitry 40 will now	 ous counter comparisons and generate a "DCM RESET" (for
be described in greater detail. As mentioned above, logic 	 the appropriate DCM 34) when such comparisons indicate
circuitry 40 partially reloads the RFPGA configuration from 	 DCM failure. Such triple module redundant comparisons are
memory 20 into internal configuration memory 32. Logic	 well understood in the art.
circuitry 40 includes circuitry 42 that defines a periodic 40	 The advantages of the present invention are numerous. The
reload interval and circuitry 44 that initiates and controls a 	 RFPGA integrated SEU mitigation approach will protect a
partial reloading of the RFPGA configuration (from memory	 RFPGA's applications from SEU effects without requiring
20) at the conclusion of each interval defined by circuitry 42.	 additional components. By periodically partially reloading a
In the present invention, "partial reloading" is a selection by	 RFPGA's configuration, and optionally by monitoring/main-
logic circuitry 44 of specific parts of the configuration 45 taining the synchronous operation of the RFPGA's DCMs,
sequence stored in memory 20. In general, "partial reloading" 	 the present invention provides a simple approach to SEU
in the present invention excludes any parts of the configura- 	 mitigation that eliminates the need to have extensive knowl-
tion sequence that could alter the state of the RFPGA's appli- 	 edge of SEU mitigation techniques.
cation function logic. The particular portions of the configu- 	 Although the invention has been described relative to a
ration sequence that will be excluded in a particular situation 50 specific embodiment thereof, there are numerous variations
is dependent on the type of RFPGA being used.	 and modifications that will be readily apparent to those
Multiple periodic intervals can be defined in the RFPGA 	 skilled in the art in light of the above teachings. It is therefore
configuration stored in memory 20 with the particular interval 	 to be understood that, within the scope of the appended
being user-selectable. The periodic interval (e.g., second,	 claims, the invention may be practiced other than as specifi-
minute, hour, day, etc.) can be set in accordance with the 55 cally described.
timing of expected situations that might generate a SEU. In 	 What is claimed as new and desired to be secured by
order to avoid conflicts between the configuration logic 	 Letters Patent of the United States is:
reload function and the optional DCM maintenance function, 	 1. A system for mitigating the effects of a single event upset
logic circuitry 40 can issue/provide an "END OF RELOAD" 	 (SEU) on a reprogrammable field programmable gate array
signal to logic circuitry 50.	 60 (RFPGA), comprising:
The partial reload function of the present invention can be	 a RFPGA having an internal configuration memory;
further enhanced by providing logic circuitry 60 that can	 a memory for storing a configuration associated with said
detect failures in the operation of configuration memory 32	 RFPGA; and
within RFPGA 30. If logic circuitry 60 detects such a failure	 reload means programmed into said RFPGA and coupled
event, it can initiate a complete reload of the RFPGA con- 65	 to said storing memory for selecting a portion of said
figuration from memory 20 and/or generate an errorreport for	 configuration from said storing memory and reloading
later analysis. A design for logic circuitry 60 is disclosed in	 said portion into said internal configuration memory at
US 7,647,543 B2
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predetermined time intervals, to thereby decrease the
number of components, reduce expense and lessen the
power for system implementation.
2.A system as in claim 1 wherein said storing memory is an
electrically erasable programmable read only memory (EE-
PROM).
3. A system as in claim 1 wherein said configuration
includes a definition of a plurality of said predetermined time
intervals.
4.A system as in claim 1 wherein said predetermined time
intervals are defined by a periodic recurrence of a time inter-
val.
5. A system as in claim 1 wherein said reload means com-
prises means for defining said predetermined time intervals.
6.A system as in claim 1 wherein said storing memory is an
electrically erasable programmable read only memory (EE-
PROM), and wherein said predetermined time intervals are
defined by a periodic recurrence of a time interval defined in
said configuration.
7. A system as in claim 1 wherein said RFPGA includes at
least one multiple of three digital clock managers (DCMs),
and wherein said system further comprises synchronizing
means programmed into said RFPGA and coupled to said
multiple of three DCMs for maintaining synchronized opera-
tion of said multiple of three DCMs.
8.A system for mitigating the effects of a single event upset
(SEU) on a reprogrammable field programmable gate array
(RFPGA), comprising:
• RFPGA having an internal configuration memory;
• memory for storing a configuration associated with said
RFPGA; and
reload means programmed into said RFPGA and coupled
to said memory for reloading a portion of said configu-
ration from said memory into said internal configuration
memory at predetermined times;
wherein said RFPGA includes at least one multiple of three
digital clock managers (DCMs), and wherein said sys-
tem further comprises synchronizing means pro-
grammed into said RFPGA and coupled to said multiple
of three DCMs for maintaining synchronized operation
of said multiple of three DCMs;
wherein a synchronized clock signal is adapted to be
coupled to each of said multiple of three DCMs wherein
each of said multiple of three DCMs generates a clock
output in response thereto, and wherein said synchroniz-
ing means comprises:
at least one multiple of three triple module redundant
(TMR) counters with each of said multiple ofthree TMR
counters coupled to a corresponding one of said multiple
of three DCMs to (i) receive a corresponding said clock
output therefrom, and (ii) generate a corresponding
counter output in response to said clock output, wherein
a multiple of three counter outputs are generated; and
comparison means coupled to said multiple of three TMR
counters for performing comparisons between pairs of
said multiple of three TMR counter outputs in a triple
module redundant fashion and for re-synchronizing said
multiple of three DCMs based on a failure of one of said
comparisons.
9.A system as in claim 1 further comprising error detection
means programmed into said RFPGA and coupled to said
internal configuration memory for detecting errors in the
operation thereof.
10. A system as in claim 9 wherein, when said errors are
detected, said error detection means initiates a reloading of
the entirety of said configuration from said memory into said
internal configuration memory.
6
11. A system for mitigating the effects of a single event
upset (SEU) on a reprogrammable field programmable gate
array (RFPGA), comprising:
a RFPGA having an internal configuration memory and
5	 having at least one multiple of three digital clock man-
agers (DCMs);
a memory for storing a configuration associated with said
RFPGA;
io first means programmed into said RFPGA and coupled to
said storing memory for selecting and reloading a por-
tion of said configuration from said storing memory into
said internal configuration memory at predetermined
time intervals as defined by said configuration, to
15 thereby decrease the number of components, reduce
expense and lessen the power for system implementa-
tion; and
second means programmed into said RFPGA and coupled
to said multiple of three DCMs for maintaining synchro-
2o	 nized operation of said multiple of three DCMs.
12.A system as in claim 11 wherein said storing memory is
an electrically erasable programmable read only memory
(EEPROM).
25 13. A system as in claim 11 wherein said predetermined
time intervals are defined by a periodic recurrence of a time
interval.
14. A system as in claim 11 wherein said first means com-
prises means for defining said predetermined time intervals.
30 15.A system as in claim 11 wherein said storing memory is
an electrically erasable programmable read only memory
(EEPROM), and wherein said predetermined time intervals
are defined by a periodic recurrence of a time interval defined
in said configuration.
35 16. A system for mitigating the effects of a single event
upset (SEU) on a reprogrammable field programmable gate
array (RFPGA), comprising:
a RFPGA having an internal configuration memory and
having at least one multiple of three digital clock man-
40	 agers (DCMs);
a memory for storing a configuration associated with said
RFPGA;
first means programmed into said RFPGA and coupled to
45 said memory for reloading a portion of said configura-
tion from said memory into said internal configuration
memory at predetermined times as defined by said con-
figuration; and
second means programmed into said RFPGA and coupled
50	 to said multiple of three DCMs for maintaining synchro-
nized operation of said multiple of three DCMs;
wherein a synchronized clock signal is adapted to be
coupled to each of said multiple of three DCMs wherein
55 each of said multiple of three DCMs generates a clock
output in response thereto, and wherein said second
means comprises:
at least one multiple of three triple module redundant
(TMR) counters with each of said multiple of three TMR
60 counters coupled to a corresponding one of said multiple
of three DCMs to (i) receive a corresponding said clock
output therefrom, and (ii) generate a corresponding
counter output in response to said clock output, wherein
a multiple of three counter outputs are generated; and
65 comparison means coupled to said multiple of three TMR
counters for performing comparisons between pairs of
said multiple of three TMR counter outputs in a triple
US 7,647,543 B2
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module redundant fashion and for re-synchronizing said
multiple of three DCMs based on a failure of one of said
comparisons.
17. A system as in claim 11 further comprising error detec-
tion means programmed into said RFPGA and coupled to said
internal configuration memory for detecting errors in the
operation thereof.
8
18. A system as in claim 17 wherein, when said errors are
detected, said error detection means initiates a reloading of
the entirety of said configuration from said storing memory
into said internal configuration memory.
